A multi-megarad, radiation hardened by design 512 kbit SRAM in CMOS technology

This paper describes a SRAM designed for space and nuclear physics applications. The device has been designed in a commercial 180 nm CMOS technology using RHBD techniques. Measurement on prototype samples under radiation demonstrate immunity to total dose and latch-up, and an adequate level of hardness with respect to single event effects.

[1]  F. Crescioli,et al.  Beam test results of different configurations of deep N-well MAPS matrices featuring in pixel full signal processing , 2011 .

[2]  C. Hafer,et al.  Commercially fabricated radiation hardened 4Mbit SRAM , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[3]  Cristiano Calligaro,et al.  Design of rad-hard SRAM cells: A comparative study , 2010, 2010 27th International Conference on Microelectronics Proceedings.

[4]  Giovanni Maria Anelli.  Conception et caractérisation de circuits intégrés résistants aux radiations pour les détecteurs de particules du LHC en technologies CMOS submicroniques profondes , 2000 .

[5]  Weimin Li,et al.  Design of a Low Power Radiation Hardened SRAM , 2007, IMECS.

[6]  Chen Lei,et al.  Design of a Low Power Radiation Hardened 256K SRAM , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[7]  S. Doyle,et al.  A Radiation Hardened 16-Mb SRAM for Space Applications , 2007, 2007 IEEE Aerospace Conference.

[8]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[9]  Cristiano Calligaro,et al.  Design of a rad-hard library of digital cells for space applications , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[10]  Steven M. Guertin,et al.  SEU evaluation of SRAM memories for space applications , 2000, 2000 IEEE Radiation Effects Data Workshop. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.00TH8527).

[11]  Cristiano Calligaro,et al.  A radiation hardened 512 kbit SRAM in 180 nm CMOS technology , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[12]  C. Hafer,et al.  SEE and TID Results for a RadHard-by-Design 16Mbit SRAM with Embedded EDAC , 2006, 2006 IEEE Radiation Effects Data Workshop.