New mapping strategies for pre-optimized inductor sets in bottom-up RF IC sizing optimization
暂无分享,去创建一个
Francisco V. Fernández | Ricardo Povoa | Nuno Horta | R. Castro-López | Elisenda Roca | Nuno C. Lourenço | António Canelas | Fábio Passos | Ricardo Martins | N. Horta | F. Fernández | F. Passos | R. Castro-López | N. Lourenço | E. Roca | R. Martins | A. Canelas | R. Póvoa
[1] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[2] Nuno Horta,et al. Multi-objective optimization of analog integrated circuit placement hierarchy in absolute coordinates , 2015, Expert Syst. Appl..
[3] Francisco V. Fernández,et al. Multimode Pareto fronts for design of reconfigurable analogue circuits , 2009 .
[4] Georges G. E. Gielen,et al. Efficient multiobjective synthesis of analog circuits using hierarchical Pareto-optimal performance hypersurfaces , 2005, Design, Automation and Test in Europe.
[5] Kalyanmoy Deb,et al. A Unified Evolutionary Optimization Procedure for Single, Multiple, and Many Objectives , 2016, IEEE Transactions on Evolutionary Computation.
[6] Ricardo Povoa,et al. AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation , 2016, Integr..
[7] Rob A. Rutenbar,et al. Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs , 2007, Proceedings of the IEEE.
[8] Francisco V. Fernández,et al. An inductor modeling and optimization toolbox for RF circuit design , 2017, Integr..
[9] Michiel Steyaert,et al. Hierarchical bottom-up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[10] Engin Deniz,et al. Hierarchical performance estimation of analog blocks using Pareto Fronts , 2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics.
[11] Qingfu Zhang,et al. An Evolutionary Many-Objective Optimization Algorithm Based on Dominance and Decomposition , 2015, IEEE Transactions on Evolutionary Computation.
[12] Francisco V. Fernández,et al. Design space exploration using hierarchical composition of performance models , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).
[13] Francisco V. Fernández,et al. An Automated Design Methodology of RF Circuits by Using Pareto-Optimal Fronts of EM-Simulated Inductors , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Franz Aurenhammer,et al. Voronoi diagrams—a survey of a fundamental geometric data structure , 1991, CSUR.