Parasitic bipolar effects on soft errors to prevent simultaneous flips of redundant flip-flops

Parasitic bipolar effects are intentionally used to prevent a simultaneous flip of redundant FFs, which make them more fault-resilient to soft errors. Device simulations reveal that a simultaneous flip of redundant latches is suppressed by storing the opposite values instead of storing the same value due to its asymmetrical structure. The state of latches always becomes a specific value after a particle hit due to the bipolar effects. Spallation neutron irradiation proves that no MCU is observed in the D-FF arrays in which the stored values of latches are equivalent to the specific value. The redundant latch structure storing the opposite values is robust to the simultaneous flip.

[1]  Kazutoshi Kobayashi,et al.  Correlations between well potential and SEUs measured by well-potential perturbation detectors in 65nm , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[2]  Onodera Hidetoshi,et al.  A 65nm Bistable Cross-coupled Dual Modular Redundancy Flip-Flop Capable of Protecting Soft Errors on the C-element , 2010 .

[3]  Kazutoshi Kobayashi,et al.  A 65nm flip-flop array to measure soft error resiliency against high-energy neutron and alpha particles , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[4]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[5]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[6]  J. Furuta,et al.  An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets , 2011, IEEE Transactions on Nuclear Science.

[7]  Dan Krueger,et al.  Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium® Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  B. L. Bhuva,et al.  Single-Event Charge Collection and Upset in 40-nm Dual- and Triple-Well Bulk CMOS SRAMs , 2011, IEEE Transactions on Nuclear Science.

[9]  Akira Oyama,et al.  Role of the deep parasitic bipolar device in mitigating the single event transient phenomenon , 2009, 2009 IEEE International Reliability Physics Symposium.