Conversion driven design of binary to mixed radix circuits

A conversion driven design approach is described. It takes the outputs of mature and time-proven EDA synthesis tools to generate mixed radix datapath circuits in an endeavour to investigate the added relative advantages or disadvantages. An algorithm underpinning the approach is presented and formally described together with m-of-n encoded gate-level implementations. The application is found in a wide variety and overlapping areas of circuit design, here a subset are analysed where the method finds the strongest application: arithmetic circuits and hardware security. The obtained results are reported showing an increase in power consumption but with considerable improvement in resistance to differential power analysis (DPA).

[1]  Ivan Poliakov,et al.  Workcraft: A Static Data Flow Structure Editing, Visualisation and Analysis Tool , 2007, ICATPN.

[2]  Alex Yakovlev,et al.  Investigating Gate Grouping Algorithms for Mixed Radix Conversion , 2008 .

[3]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.

[4]  George S. Taylor,et al.  Improving smart card security using self-timed circuits , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[5]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[6]  Yu Zhou,et al.  Cost-aware synthesis of asynchronous circuits based on partial acknowledgement , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[7]  Steven M. Nowick,et al.  Block-Level Relaxation for Timing-Robust Asynchronous Circuits Based on Eager Evaluation , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[8]  Takahiro Hanyu,et al.  Multiple-valued multiple-rail encoding scheme for low-power asynchronous communication , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.

[9]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[10]  Alexandre Yakovlev,et al.  Design and analysis of dual-rail circuits for security applications , 2005, IEEE Transactions on Computers.

[11]  William B. Toms,et al.  Synthesising heterogeneously encoded systems , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[12]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[13]  Alex Kondratyev,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..