Statistical variability in 14-nm node SOI FinFETs and its impact on corresponding 6T-SRAM cell design

This paper presents a comprehensive statistical variability study of 14-nm technology node SOI FinFET which is optimized based on extensive exploration of TCAD design space. The variability sources, including random discrete dopants, gate and fin edge roughness, and possible metal gate granularity, are simulated and examined in term of their impacts on device parameters. The impact of intrinsic parameter fluctuations on a high density SOI FinFET 6T-SRAM cell is also investigated.

[1]  K. Takeuchi,et al.  Direct Measurement of Correlation Between SRAM Noise Margin and Individual Cell Transistor Variability by Using Device Matrix Array , 2011, IEEE Transactions on Electron Devices.

[2]  A. Asenov,et al.  Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study , 2011, IEEE Transactions on Electron Devices.

[3]  Andrew R. Brown,et al.  Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.

[4]  S. Datta,et al.  Critical discussion on (100) and (110) orientation dependent transport: nMOS planar and FinFET , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[5]  Andrew R. Brown,et al.  Impact of Metal Gate Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study , 2010, IEEE Electron Device Letters.

[6]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[7]  A. Asenov,et al.  Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP , 2010, IEEE Design & Test of Computers.

[8]  A. Asenov,et al.  Simulation Study of Dominant Statistical Variability Sources in 32-nm High- $\kappa$/Metal Gate CMOS , 2012, IEEE Electron Device Letters.

[9]  A. Asenov,et al.  Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET , 2008, IEEE Electron Device Letters.