Margin considerations for an Esaki diode-resistor or gate