Folded gate LDMOS with low on-resistance and high transconductance

In this paper, a novel LDMOSFET is proposed with low on-resistance and high transconductance. The silicon substrate surface is trenched by using an extra mask, resulting in a folded gate structure. The channel density is doubled in the experiment. With the Folded Gate LDMOS (FG-gate LDMOS) concept, the on-resistance was reduced by 40%, while the transconductance was improved by 80%. The significance of the folded gate concept will be available for CMOS and other MOS-gated devices.

[1]  N. Izumi,et al.  Efficiency of power devices using full Cu metallization technologies , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[2]  T. Efland,et al.  Self-aligned RESURF to LOCOS region LDMOS characterization shows excellent R/sub sp/ vs BV performance , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[3]  C.A.T. Salama,et al.  A trench lateral power MOSFET using self-aligned trench bottom contact holes , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  Y. Murase,et al.  New 3-D lateral power MOSFETs with ultra low on-resistance , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).