论文信息 - A single chip speech synthesizer using a switched-capacitor multiplier

A single chip speech synthesizer using a switched-capacitor multiplier

A single chip speech synthesizer was designed using a switched-capacitor multiplier to implement the LPC algorithm. The chip contains the LPC-10 filter, 20 kbit ROM, all control logic, a three-pole switched-capacitor low-pass filter, and an audio amplifier capable of driving a speaker directly. The chip was fabricated in 5 μm CMOS technology and is 218 mils on the side.

R. Gregorian | G. Amir

[1] Dennis Morris,et al. A new speech synthesis chip set , 1980, ICASSP.

[2] A. Gray,et al. Quantization and bit allocation in speech processing , 1976 .

[3] S. P. Emmons,et al. Noise in buried channel charge-coupled devices , 1976, IEEE Transactions on Electron Devices.

[4] J. Makhoul,et al. Linear prediction: A tutorial review , 1975, Proceedings of the IEEE.

[5] R. Gregorian,et al. The implementation of a speech synthesis algorithm , 1981, ICASSP.

[6] J. Makhoul. Stable and efficient lattice methods for linear prediction , 1977 .