Bit-Error-Rate Estimation for High-Speed Serial Links

High-performance serial communication systems often require the bit error rate (BER) to be at the level of 10-12 or lower. The excessive test time for measuring such a low BER is a major hindrance in testing communication systems. In this paper, we show that the jitter spectral information extracted from the transmitted data and some key characteristics of the clock and data recovery (CDR) circuit can be used to estimate the BER effectively without comparing each captured bit for error detection. This analysis is also useful for designing a CDR circuit for systems whose jitter spectral information is known. Experimental results comparing the estimated and measured BER on a 2.5-Gb/s commercial CDR circuit demonstrate the high accuracy of the proposed technique

[1]  John Patrin,et al.  Comparison and Correlation of Signal Integrity Measurement Techniques , 2002 .

[2]  A. Hajimiri,et al.  Noise in phase-locked loops , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).

[3]  David C. Lee,et al.  Analysis of jitter in phase-locked loops , 2002 .

[4]  Kwang-Ting Cheng,et al.  BER estimation for serial links based on jitter spectrum and clock recovery characteristics , 2004 .

[5]  Hanjun Jiang,et al.  Optimal loop parameter design of charge pump PLLs for jitter transfer characteristic optimization , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[6]  R. Mooney,et al.  8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew , 2005, IEEE Journal of Solid-State Circuits.

[7]  Marcus Müller.  Total Jitter Measurement at Low Probability Levels , using Optimized BERT Scan Method , 2004 .

[8]  B. Kim,et al.  A jitter-tolerant 4.5 Gb/s CMOS interconnect for digital display , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  Kartikeya Mayaram,et al.  Spectral analysis of time-domain phase jitter measurements , 2002 .

[10]  Yongming Cai,et al.  Digital serial communication device testing and its implications on automatic test equipment architecture , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  S. Leigh,et al.  Probability and Random Processes for Electrical Engineering , 1989 .

[12]  Kwang-Ting Cheng,et al.  Jitter spectral extraction for multi-gigahertz signal , 2004 .

[13]  M. Li,et al.  Paradigm shift for jitter and noise in design and test > Gb/s communication systems (an invited paper for ICCD 2003) , 2003, Proceedings 21st International Conference on Computer Design.

[14]  Dennis M. Petrich,et al.  A new method for jitter decomposition through its distribution tail fitting , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[15]  M. Horowitz,et al.  Clocking and circuit design for a parallel I/O on a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[16]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[17]  E. Alon,et al.  Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.

[18]  Yi Cai,et al.  Jitter Testing for Gigabit Serial Communication Transceivers , 2002, IEEE Des. Test Comput..

[19]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[20]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[21]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..