An FPGA implementation and performance evaluation of the Serpent block cipher

With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Eneryption Standard (AES) development process is well underway. It is hoped that the result of the AES process will be the specification of a new non-classified encryption algorithm that will have the global acceptance achieved by DES as well as the capability of long-term protection of sensitive information. The technical analysis used in determining which of the potential AES candidates will be selected as the Advanced Encryption Algorithm includes efficiency testing of both hardware and software implementations of candidate algorithms. Reprogrammable devices such as Field Programmable Gate Arrays (FPGAs) are highly attractive options for hardware implementations of encryption algorithms as they provide cryptographic algorithm agility, physical security, and potentially much higher performance than software solutions. This contribution investigates the significance of an FPGA implementation of Serpent, one of the Advanced Encryption Standard candidate algorithms. Multiple architecture options of the Serpent algorithm will be explored with a strong focus being placed on a high speed implementation within an FPGA in order to support security for current and future high bandwidth applications. One of the main findings is that Serpent can be implemented with encryption rates beyond 4 Gbit/s on current FPGAs.

[1]  Michael J. Flynn,et al.  Hardware software tri-design of encryption for mobile communication units , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[2]  I. Xilinx,et al.  Virtex? 2. 5v field programmable gate arrays , 2000 .

[3]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[4]  Christof Paar,et al.  Toward an FPGA architecture optimized for public-key algorithms , 1999, Optics East.

[5]  Christof Paar,et al.  Fast DES Implementation for FPGAs and Its Application to a Universal Key-Search Machine , 1998, Selected Areas in Cryptography.

[6]  Bruce Schneier,et al.  Unbalanced Feistel Networks and Block Cipher Design , 1996, FSE.

[7]  Douglas R. Stinson,et al.  Cryptography: Theory and Practice , 1995 .

[8]  尚弘 島影.  National Institute of Standards and Technologyにおける超伝導研究及び生活 , 2001 .

[9]  Karl Gass,et al.  A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond , 1999, CHES.

[10]  Ross Anderson,et al.  Serpent: A Proposal for the Advanced Encryption Standard , 1998 .

[11]  Eli Biham,et al.  A Fast New DES Implementation in Software , 1997, FSE.

[12]  Andreas Pfitzmann,et al.  More efficient software implementations of (generalized) DES , 1993, Comput. Secur..

[13]  H.M. Heys,et al.  The FPGA implementation of the RC6 and CAST-256 encryption algorithms , 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411).

[14]  Brian R. Gladman.  Implementation Experience with AES Candidate Algorithms , 1999 .

[15]  Davor Runje,et al.  Universal strong encryption FPGA core implementation , 1998, Proceedings Design, Automation and Test in Europe.

[16]  H. Feistel.  Cryptography and Computer Privacy , 1973 .