Modeling of Jitter in Bang-Bang CDR With Fourier Series Analysis

Bang-bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by the Fourier series analysis and formulating the time domain waveforms. As a result, a new equation is presented to obtain corner frequency. Also, the jitter tolerance is expressed in a closed form as a function of loop parameters. The presented method is general enough to be used for designing the BBCDR. System level simulation is used to validate the analytical results with particular emphasis on jitter transfer and tolerance characteristics. The experiments all show excellent conformance between analytical equations and simulation results.

[1]  P. Gregorius,et al.  A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi.  Clock Recovery from Random Binary Signals , 1996 .

[3]  José Silva-Martínez,et al.  A Full On-Chip CMOS Clock-and-Data Recovery IC for OC-192 Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Tan Kok-Siang,et al.  A 5 Gbit / s CMOS Clock and Data Recovery Circuit , 2006 .

[5]  R. Walker.  Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .

[6]  José Silva-Martínez,et al.  Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Deog-Kyoon Jeong,et al.  A Fully Integrated 0.13- $\mu$m CMOS 40-Gb/s Serial Link Transceiver , 2009, IEEE Journal of Solid-State Circuits.

[8]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[9]  Michael Peter Kennedy,et al.  Statistical Properties of First-Order Bang-Bang PLL With Nonzero Loop Delay , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Nicola Da Dalt,et al.  Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[12]  Orla Feely,et al.  Statistical Analysis of First-Order Bang-Bang Phase-Locked Loops Using Sign-Dependent Random-Walk Theory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.