An accurate and fast reliability analysis method for combinational circuits

Purpose – One of the main issues which microelectronics industry encounter is reliability as feature sizes scale down to nano-design level. The purpose of this paper is to provide a probabilistic transfer matrix based to find the accurate and efficient method of finding circuit’s reliability. Design/methodology/approach – The proposed method provides a probabilistic description of faulty behavior and is well-suited to reliability and error susceptibility calculations. The proposed method offers accurate circuit reliability calculations in the presence of reconvergent fanout. Furthermore, a binary probability matrix is used to not only resolve signals correlation problem but also improve the accuracy of the obtained reliability in the presence of reconverging signals. Findings – The results provide the accuracy and computation time of reliability evaluation for ISCAS85 benchmark schemes. Also, simulations have been conducted on some digital circuits involving LGSynth’91 circuits. Simulation results show th...

[1]  Farshad Firouzi,et al.  An accurate model for soft error rate estimation considering dynamic voltage and frequency scaling effects , 2011, Microelectron. Reliab..

[2]  V. S. Asirvadam,et al.  Accurate modeling method to evaluate reliability of nanoscale circuits , 2012, 2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC).

[3]  Sandeep K. Shukla,et al.  Scalable techniques and tools for reliability analysis of large circuits , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[4]  Oana Boncalo,et al.  Two phase reliability analysis of quantum circuits in a block based approach , 2009 .

[5]  J. M. Kontoleon,et al.  Exact reliability analysis of combinational logic circuits , 1988 .

[6]  Mohsen Saneei,et al.  Probabilistic Transfer Matrix with mixed Binary-Decimal Coding for Logic Circuit Reliability Analysis , 2013, J. Circuits Syst. Comput..

[7]  Lirida A. B. Naviner,et al.  Level matrix propagation for reliability analysis of nano-scale circuits based on probabilistic transfer matrix , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[8]  Hao Chen,et al.  Stochastic computational models for accurate reliability evaluation of logic circuits , 2010, GLSVLSI '10.

[9]  Hao Chen,et al.  Reliability evaluation of logic circuits using probabilistic gate models , 2011, Microelectron. Reliab..

[10]  Mehdi Baradaran Tahoori,et al.  A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[11]  Kartik Mohanram,et al.  Accurate and scalable reliability analysis of logic circuits , 2007 .

[12]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[13]  John P. Hayes,et al.  Probabilistic transfer matrices in symbolic reliability analysis of logic circuits , 2008, TODE.

[14]  Mohsen Saneei,et al.  Reliability analysis of logic circuits using binary probabilistic transfer matrix , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[15]  Hao Chen,et al.  A Transistor-Level Stochastic Approach for Evaluating the Reliability of Digital Nanometric CMOS Circuits , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[16]  Kia Bazargan,et al.  Estimation and optimization of reliability of noisy digital circuits , 2009, 2009 10th International Symposium on Quality Electronic Design.

[17]  Jianbo Gao,et al.  Faults, error bounds and reliability of nanoelectronic circuits , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[18]  Massoud Pedram,et al.  Probabilistic error propagation in logic circuits using the Boolean difference calculus , 2008, 2008 IEEE International Conference on Computer Design.

[19]  Sanjukta Bhanja,et al.  Probabilistic Error Modeling for Nano-Domain Logic Circuits , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Narinderjit Singh,et al.  Reliability-evaluation of digital circuits using probabilistic computation schemes , 2011, 2011 National Postgraduate Conference.

[21]  Sandeep K. Shukla,et al.  NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures , 2004, GLSVLSI '04.

[22]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[23]  Lirida A. B. Naviner,et al.  Fast reliability analysis of combinatorial logic circuits using conditional probabilities , 2010, Microelectron. Reliab..

[24]  Afshin Abdollahi.  Probabilistic decision diagrams for exact probabilistic analysis , 2007, ICCAD 2007.

[25]  P. Hazucha,et al.  Cosmic-ray soft error rate characterization of a standard 0.6-/spl mu/m CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[26]  Mehdi Baradaran Tahoori,et al.  An accurate SER estimation method based on propagation probability [soft error rate] , 2005, Design, Automation and Test in Europe.

[27]  Denis Teixeira Franco,et al.  Reliability analysis of logic circuits based on signal probability , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[28]  Kartik Mohanram,et al.  Reliability Analysis of Logic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.