论文信息 - Fast versatile EMC immunity model for digital IOs

Fast versatile EMC immunity model for digital IOs

This paper presents an immunity modelling study of a 74LS04 inverter. The purpose of this work is to develop a simple model, using as little measurements as possible, and using only datasheet available data. To evaluate model precision, DPI test simulation results are compared to DPI test measurements.

Moncef Kadi | Fabrice Duval | Nabil Benjelloun | Guillaume Coru

[1] Max W. Jr. Medley,et al. Microwave and RF Circuits: Analysis, Synthesis, and Design , 1992 .

[2] Jr. R. Wyndrum. Microwave filters, impedance-matching networks, and coupling structures , 1965 .

[3] R. Perdriau,et al. EMC Assessment at Chip and PCB Level: Use of the ICEM Model for Jitter Analysis in an Integrated PLL , 2007, IEEE Transactions on Electromagnetic Compatibility.

[4] B. Ravelo,et al. Experimental Validations of a Simple PCB Interconnect Model for High-Rate Signal Integrity , 2012, IEEE Transactions on Electromagnetic Compatibility.

[5] Richard Perdriau,et al. An Industry-Compliant Immunity Modeling Technique for Integrated Circuits , 2009 .

[6] I. Chahine,et al. Characterization and Modeling of the Susceptibility of Integrated Circuits to Conducted Electromagnetic Disturbances Up to 1 GHz , 2008, IEEE Transactions on Electromagnetic Compatibility.