Reverse-order source/drain formation with double offset spacer (RODOS) for low-power and high-speed application

We proposed "reverse-order source/drain formation with double offset spacer" (RODOS) structure for low-power and high-speed applications. Both simulation and experimental data were used to evaluate the potential of the structure. It showed improved performance in terms of poly-depletion effect, dc characteristics, gate delay (CV/I), switching energy (CV/sup 2/) and linearity (V/sub IP3/). It satisfied all the requirements of LOP and LSTP for 90 nm technology node in ITRS 2002. Simulation predicted 794 /spl mu/A//spl mu/m in on-current, 0.1 nA//spl mu/m in off-current, 65 mV/V in DIBL, 80 mV/dec in SS, 1.29 ps in gate delay, 198 GHz in f/sub T/ and 0.151 fJ in switching energy in addition to enhanced linearity. Finally, we confirmed the high feasibility and potential of the RODOS MOSFET's for low-power and high-speed applications such as an LNA in portable communication appliances.

[1]  N. Arora,et al.  Measurements and modeling of MOSFET I-V characteristics with polysilicon depletion effect , 1993 .

[2]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[3]  Byung-Gook Park,et al.  Side-Gate Design Optimization of 50 nm MOSFETs with Electrically Induced Source/Drain , 2002 .

[4]  Woo-Hyeong Lee,et al.  Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[5]  Chenming Hu,et al.  Sub-20 nm CMOS FinFET technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  Chang-Hoon Choi,et al.  Gate length dependent polysilicon depletion effects , 2002, IEEE Electron Device Letters.

[7]  T. Iwamatsu,et al.  70 nm SOI-CMOS of 135 GHz f/sub max/ with dual offset-implanted source-drain extension structure for RF/analog and logic applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[8]  S. Takagi,et al.  Strained-Si- and SiGe-on-insulator (strained-SOI and SGOI) MOSFETs for high performance/low power CMOS application , 2002, 60th DRC. Conference Digest Device Research Conference.

[9]  Tahir Ghani,et al.  Source/drain extension scaling for 0.1 /spl mu/m and below channel length MOSFETs , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[10]  D.B.M. Klaassen,et al.  RF Distortion Characterisation of Sub-Micron CMOS , 2000, 30th European Solid-State Device Research Conference.

[11]  D.B.M. Klaassen,et al.  RF-distortion in deep-submicron CMOS technologies , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[12]  Byung-Gook Park,et al.  Nanoscale Poly-Si Line Formation and Its Uniformity , 2001 .

[13]  Y. Taur,et al.  New polysilicon disposable sidewall process for sub-50 nm CMOS , 2001, 31st European Solid-State Device Research Conference.

[14]  M. Bohr.  Nanotechnology goals and challenges for electronic applications , 2002 .

[15]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .