Statistical memristor modeling and case study in neuromorphic computing

Memristor, the fourth passive circuit element, has attracted increased attention since it was rediscovered by HP Lab in 2008. Its distinctive characteristic to record the historic profile of the voltage/current creates a great potential for future neuromorphic computing system design. However, at the nano-scale, process variation control in the manufacturing of memristor devices is very difficult. The impact of process variations on a memristive system that relies on the continuous (analog) states of the memristors could be significant. We use TiO2-based memristor as an example to analyze the impact of geometry variations on the electrical properties. A simple algorithm was proposed to generate a large volume of geometry variation-aware three-dimensional device structures for Monte-Carlo simulations. A neuromorphic computing system based on memristor-based bidirectional synapse design is proposed as case study. We analyze and evaluate the robustness of the proposed system in pattern recognition based on massive Monte-Carlo simulations, after considering input defects and process variations.

[1]  L. Chua.  Memristor-The missing circuit element , 1971 .

[2]  M. Ieong,et al.  Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[3]  A. Asenov,et al.  Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations , 2002 .

[4]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[5]  S. O. Park,et al.  Electrical observations of filamentary conductions for the resistive memory switching in NiO films , 2006 .

[6]  A. Asenov,et al.  Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[7]  Byung Joon Choi,et al.  Anode-interface localized filamentary mechanism in resistive switching of TiO2 thin films , 2007 .

[8]  A. Asenov,et al.  Origin of the Asymmetry in the Magnitude of the Statistical Variability of n- and p-Channel Poly-Si Gate Bulk MOSFETs , 2008, IEEE Electron Device Letters.

[9]  Zhuangde Jiang,et al.  Characterization of line edge roughness and line width roughness of nano-scale typical structures , 2009, 2009 4th IEEE International Conference on Nano/Micro Engineered and Molecular Systems.

[10]  Peng Li,et al.  Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[11]  R. Williams,et al.  Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior. , 2009, Small.

[12]  H. Hwang,et al.  An electrically modifiable synapse array of resistive switching memory , 2009, Nanotechnology.

[13]  D. Stewart,et al.  The missing memristor found , 2009, Nature.

[14]  Rajendran Panda,et al.  Electrical impact of line-edge roughness on sub-45nm node standard cell , 2009, Advanced Lithography.

[15]  Massimiliano Di Ventra,et al.  Experimental demonstration of associative memory with memristive neural networks , 2009, Neural Networks.

[16]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[17]  Hai Helen Li,et al.  Spintronic Memristor Through Spin-Torque-Induced Magnetization Motion , 2009, IEEE Electron Device Letters.

[18]  Cong Xu,et al.  Impact of process variations on emerging memristor , 2010, Design Automation Conference.

[19]  Yiran Chen,et al.  Spintronic memristor devices and application , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).