An equilibrium partitioning method for multicast traffic in 3D NoC architecture

Recently, three-dimensional Network-on-Chip (3D NoC) has been a promising transmission architecture for the communication requirement in Multiprocessor system-on-chips (MPSoCs) due to its capability of providing better scalability and higher throughput. The mode of information transmission in the network has significant impact on the overall system performance. Multicast routing can take advantage of the inherent parallelization offered by the MPSoCs to communicate the messages efficiently. However, the transmission latency is a bottleneck that has become a barrier to improve the performance. In this paper, to reduce the total transmission latency in the network, we propose an equilibrium partitioning method, which can obtain a tradeoff between the startup latency and the network latency to reduce the total transmission latency. The experiment results demonstrate that the proposed method can reduce the average latency by 18.3% at most than the previous recursive partitioning (RP) method, when the architecture is 16× 16× 3 mesh and the packet size is 15 flits. In addition, the scalability of the equilibrium partitioning method is better than the contrastive method.

[1]  Pradip K. Srimani,et al.  A New Adaptive Hardware Tree-Based Multicast Routing in K-Ary N-Cubes , 2001, IEEE Trans. Computers.

[2]  Axel Jantsch,et al.  Power-efficient tree-based multicast support for Networks-on-Chip , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[3]  Dirk Stroobandt,et al.  The Hamiltonian-based odd-even turn model for adaptive routing in interconnection networks , 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

[4]  Hannu Tenhunen,et al.  An Adaptive Unicast/Multicast Routing Algorithm for MPSoCs , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[5]  Hannu Tenhunen,et al.  Path-Based Partitioning Methods for 3D Networks-on-Chip with Minimal Adaptive Routing , 2014, IEEE Transactions on Computers.

[6]  Hyungjun Kim,et al.  Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[7]  Kiyoung Choi,et al.  An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[8]  Hannu Tenhunen,et al.  DyXYZ: Fully Adaptive Routing Algorithm for 3D NoCs , 2013, 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[9]  Masoud Daneshtalab,et al.  Low-distance path-based multicast routing algorithm for network-on-chips , 2009, IET Comput. Digit. Tech..

[10]  Hannu Tenhunen,et al.  HAMUM - A Novel Routing Protocol for Unicast and Multicast Traffic in MPSoCs , 2010, 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing.

[11]  Kuen-Jong Lee,et al.  An efficient deadlock-free multicast routing algorithm for mesh-based networks-on-chip , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[12]  Natalie D. Enright Jerger,et al.  Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support , 2008, 2008 International Symposium on Computer Architecture.

[13]  Fernando Gehm Moraes,et al.  Deadlock-Free Multicast Routing Algorithm for Wormhole-Switched Mesh Networks-on-Chip , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[14]  Dirk Stroobandt,et al.  Adaptive routing in MPSoCs using an efficient path-based method , 2013, 2013 International SoC Design Conference (ISOCC).

[15]  Hannu Tenhunen,et al.  Partitioning methods for unicast/multicast traffic in 3D NoC architecture , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[16]  Hemangee K. Kapoor,et al.  A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip , 2014, 18th International Symposium on VLSI Design and Test.