A 50-MS/s (35 mW) to 1-kS/s (15 /spl mu/W) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation

A novel rapid power-on operational amplifier and a current modulation technique are used in a 10-bit 1.5-bit/stage pipelined ADC in 0.18-/spl mu/m CMOS to realize power scalability between 1 kS/s (15 /spl mu/W) and 50 MS/s (35 mW), while maintaining an SNDR of 54-56 dB for all sampling rates. The current modulated power scaling (CMPS) technique is shown to enhance the power scaleable range of current scaling by 50 times, allowing ADC power to be varied by a factor of 2500 while only varying bias currents by a factor of 50. Furthermore, the nominal power is reduced by 20%-30% by completely powering off the rapid power-on opamps during the sampling phase in the pipeline's sample-and-holds.

[1]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[3]  William J. Dally,et al.  Digital systems engineering , 1998 .

[4]  G. Nicollini,et al.  A 2.7mW 1MSps 10b analog-to-digital converter with built-in reference buffer and 1LSB accuracy programmable input ranges , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[5]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[6]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[7]  Imran Ahmed.  A power scaleable and low power pipeline ADC using power resettable opamps , 2004 .

[8]  Dong-Young Chang,et al.  A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique , 2003 .

[9]  N.C. Guerrini,et al.  An ultralow-power switched opamp-based 10-B integrated ADC for implantable biomedical applications , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[11]  V.S.L. Cheung,et al.  A 1 V 10.7 MHz switched-opamp bandpass /spl Sigma//spl Delta/ modulator using doublesampling finite-gain-compensation technique , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[12]  K. Uyttenhove,et al.  A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS , 2003, IEEE J. Solid State Circuits.

[13]  J. Arias,et al.  Low-power pipeline ADC for wireless LANs , 2004, IEEE Journal of Solid-State Circuits.

[14]  Ho-Jin Park,et al.  A 1 mW 10-bit 500KSPS SAR A/D converter , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[15]  Christian Enz,et al.  CMOS low-power analog circuit design , 1996, Emerging Technologies: Designing Low Power Digital Systems.

[16]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[17]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[18]  Howard C. Luong,et al.  A 1V 10.7MHz switched-opamp bandpass ∑Δ modulator using double- sampling finite-gain-compensation technique , 2001 .

[19]  Kari Halonen,et al.  CMOS dynamic comparators for pipeline A/D converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[20]  Kari Halonen,et al.  1-V 9-bit pipelined switched-opamp ADC , 2001 .

[21]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[22]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[23]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.

[24]  김휘철.  (A)30mW 8-bit 200MSs pipelined CMOS ADC using a switched-opamp technique , 2006 .

[25]  Deog-Kyoon Jeong,et al.  A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[26]  S. Karthikeyan,et al.  A low power 10 bit, 80 MS/s CMOS pipelined ADC at 1.8 V power supply , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[27]  Shoji Kawahito,et al.  A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture , 2003, IEEE J. Solid State Circuits.

[28]  Dong-Young Chang.  Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[29]  K. Martin,et al.  A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[30]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[31]  J. M. Rochelle,et al.  A CAD methodology for optimizing transistor current and sizing in analog CMOS design , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[32]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .