4H-SiC Trench MOSFET With L-Shaped Gate

A novel 4H-SiC trench metal-oxide-semiconductor field-effect transistor (MOSFET) with an L-shaped gate (LSG) is proposed and studied via numerical simulations in this letter. Adoption of an additional LSG region that surrounds the bottom corner of the trench allows the peak electric field in the SiO2 dielectric to be significantly relieved by charge compensation, and the device breakdown voltage can be greatly enhanced without causing significant degradation of the output characteristics. In high-voltage blocking states, the electric field at the bottom corner of the trench is weakened, which leads to improved device performance. The peak electric field value in the SiO2 dielectric decreases by 32.3% when compared with that of a conventional 4H-SiC trench MOSFET, while the breakdown voltage increases by 80.4%.

[1]  J. Cooper,et al.  On-State Characteristics of SiC Power UMOSFETs on 115- m Drift Layers , 2014 .

[2]  T. Otsuka,et al.  Novel developments towards increased SiC power device and module efficiency , 2012, 2012 IEEE Energytech.

[3]  H. Sakairi,et al.  High performance SiC trench devices with ultra-low ron , 2011, 2011 International Electron Devices Meeting.

[4]  J. Cooper,et al.  Optimization of on-State and Switching Performances for 15–20-kV 4H-SiC IGBTs , 2008, IEEE Transactions on Electron Devices.

[5]  Ho-Young Cha,et al.  Impact Ionization Coefficients in 4H-SiC , 2008, IEEE Transactions on Electron Devices.

[6]  E. Hanna,et al.  1600V 4H-SiC UMOSFETs with dual buffer layers , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[7]  Y. Sui,et al.  On-State Characteristics of SiC power UMOSFETs on 115-/spl mu/m drift Layers , 2005, IEEE Electron Device Letters.

[8]  High-voltage UMOSFETs in 4H SiC , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[9]  M. Roschke,et al.  Electron mobility models for 4H, 6H, and 3C SiC [MESFETs] , 2001 .

[10]  R. Kumar,et al.  A Novel Diffusion Resistant P-Base Region Implantation for Accumulation Mode 4H–SiC Epi-Channel Field Effect Transistor , 2000 .

[11]  M. Melloch,et al.  High-voltage accumulation-layer UMOSFETs in 4H-SiC , 1998, 56th Annual Device Research Conference Digest (Cat. No.98TH8373).