论文信息 - A CMOS-based analog standard cell product family

A CMOS-based analog standard cell product family

Successful integration of mixed analog-logic standard cells has been demonstrated in a 1.0- mu m CMOS-based technology. Considerations for analog cell area, power distribution, noise immunity, circuit library design, and product test are described. >

[1] Janez Trontelj,et al. High-performance designs with CMOS analog standard cells , 1986 .

[2] A. Weinberger. Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[3] Eric A. Vittoz. The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[4] L. D. Smith,et al. A CMOS-based mixed analog-logic standard cell product family , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[5] A. Brokaw,et al. A simple three-terminal IC bandgap reference , 1974 .

[6] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.

[7] R. Prilik,et al. The loophole in logic test: mixed signal ASIC , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[8] R. K. Reich,et al. An enhanced fully scaled 1.2-/spl mu/m CMOS process for analog , 1986 .

[9] D Seidel. Interactive methods ease analog/digital design , 1986 .

[10] P. Gray,et al. Design considerations for a high-performance 3-/spl mu/m CMOS analog standard-cell library , 1987 .