A reliable, multi-bit error tolerant 11T SRAM memory design for wireless sensor nodes

The work proposes an 11T SRAM cell which confirms its reliability for Internet of Things (IoT) based health monitoring system. The cell executes improved write and read ability using data-dependent feedback cutting and read decoupled access path mechanism respectively. The write and read stabilities of proposed cell are $$2.67\times$$ and $$1.98\times$$ higher than the conventional 6T cell with $$1.53\times$$ area overhead. Moreover, the improved soft error tolerance and better reliability against negative bias temperature instability (NBTI) of proposed 11T SRAM cell as compared to other considered cells make it suitable for the bio medical implant. A low-power double adjacent bit error detection and correction (DAEDC) scheme is proposed to further improve the robustness of designed 1 Kb bit-interleaved memory against the soft error occurrence. The leakage power of proposed cell is controlled by the stacking devices used in its cross-coupled inverter pair and the column based read ground signal (RGND) further controls the unnecessary bit line switching power of the array.

[1]  Jongsun Park,et al.  Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Wei Wang,et al.  A Survey of Body Sensor Networks , 2013, Sensors.

[3]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .

[4]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[5]  C. B. Kushwah,et al.  A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Santosh Kumar Vishvakarma,et al.  A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (IoT) applications , 2018 .

[8]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[9]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[10]  Jie Li,et al.  Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  David Blaauw,et al.  SRAM for Error-Tolerant Applications With Dynamic Energy-Quality Management in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[12]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[13]  Victoria J. Hodge,et al.  Wireless Sensor Networks for Condition Monitoring in the Railway Industry: A Survey , 2015, IEEE Transactions on Intelligent Transportation Systems.

[14]  S. Chouhan,et al.  A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications , 2018, Analog Integrated Circuits and Signal Processing.

[15]  Ming-Hsien Tu,et al.  A 40 nm 0.32 V 3.5 MHz 11T single-ended bit-interleaving subthreshold SRAM with data-aware write-assist , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[16]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[17]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[18]  Meng-Fan Chang,et al.  A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications , 2011, IEEE Journal of Solid-State Circuits.

[19]  Pinaki Mazumder,et al.  A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS , 2017, Integr..

[20]  Anantha P. Chandrakasan,et al.  Energy-Efficient Reconfigurable SRAM: Reducing Read Power Through Data Statistics , 2017, IEEE Journal of Solid-State Circuits.

[21]  Vishal Sharma,et al.  Design of Low-Power CMOS Cell Structures Using Subthreshold Conduction Region , 2011 .

[22]  Prasan Kumar Sahoo,et al.  Efficient Security Mechanisms for mHealth Applications Using Wireless Body Sensor Networks , 2012, Sensors.

[23]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[25]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[26]  Santosh Kumar Vishvakarma,et al.  On-Chip Adaptive Body Bias for Reducing the Impact of NBTI on 6T SRAM Cells , 2018, IEEE Transactions on Semiconductor Manufacturing.

[27]  Choong Seon Hong,et al.  An On-Demand Emergency Packet Transmission Scheme for Wireless Body Area Networks , 2015, Sensors.