High-Frequency Analysis of Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design
暂无分享,去创建一个
[1] T. Higgins. Theory and Application of Complex Logarithmic and Geometric Mean Distances , 1947, Transactions of the American Institute of Electrical Engineers.
[2] G. V. Chester,et al. Solid-State Physics , 1962, Nature.
[3] A R Plummer,et al. Introduction to Solid State Physics , 1967 .
[4] H. Greenhouse,et al. Design of Planar Rectangular Microelectronic Inductors , 1974 .
[5] C Gough,et al. Introduction to Solid State Physics (6th edn) , 1986 .
[6] Mattan Kamon,et al. FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.
[7] O. Kenneth,et al. Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies , 1998, IEEE J. Solid State Circuits.
[8] Martel,et al. Intertube coupling in ropes of single-wall carbon nanotubes , 2000, Physical review letters.
[9] S. Wong,et al. Physical modeling of spiral inductors on silicon , 2000 .
[10] P. Ajayan,et al. Reliability and current carrying capacity of carbon nanotubes , 2001 .
[11] P. Burke. Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes , 2002 .
[12] P. Watts,et al. Fe-Filled Carbon Nanotubes: Nano-electromagnetic Inductors , 2002 .
[13] P. McEuen,et al. Single-walled carbon nanotube electronics , 2002 .
[14] Shen-Iuan Liu,et al. Analysis of on-chip spiral inductors using the distributed capacitance model , 2003 .
[15] 裕幸 飯田,et al. International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .
[16] G. Duesberg,et al. Carbon nanotubes for interconnect applications , 2002, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[17] A. Weisshaar,et al. Closed-form expressions for the series impedance parameters of on-chip interconnects on multilayer silicon substrates , 2004, IEEE Transactions on Advanced Packaging.
[18] P. McEuen,et al. Electron-Phonon Scattering in Metallic Single-Walled Carbon Nanotubes , 2003, cond-mat/0309641.
[19] Xiang Guan,et al. A 24-GHz CMOS front-end , 2004, IEEE Journal of Solid-State Circuits.
[20] A. Kawabata,et al. Low-resistance multi-walled carbon nanotube vias with parallel channel conduction of inner shells [IC interconnect applications] , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..
[21] G. Hanson. Fundamental transmitting properties of carbon nanotube antennas , 2005, IEEE Transactions on Antennas and Propagation.
[22] K. Banerjee,et al. Interconnect Modeling and Analysis in the Nanometer Era: Cu and Beyond , 2005 .
[23] Kaustav Banerjee,et al. Performance analysis of carbon nanotube interconnects for VLSI applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[24] H J Li,et al. Multichannel ballistic transport in multiwall carbon nanotubes. , 2005, Physical review letters.
[25] B. Razavi,et al. A 60-GHz CMOS receiver front-end , 2006, IEEE Journal of Solid-State Circuits.
[26] J. Meindl,et al. Compact physical models for multiwall carbon-nanotube interconnects , 2006, IEEE Electron Device Letters.
[27] Y. Massoud,et al. Understanding the Impact of Inductance in Carbon Nanotube Bundles for VLSI Interconnect Using Scalable Modeling Techniques , 2006, IEEE Transactions on Nanotechnology.
[28] Y. Nakajima,et al. Proposal of Carbon Nanotube Inductors , 2006 .
[29] Jun-Fa Mao,et al. Carbon Nanotube Vias: A Reality Check , 2007, 2007 IEEE International Electron Devices Meeting.
[30] J. Meindl,et al. Design and Performance Modeling for Single-Walled Carbon Nanotubes as Local, Semiglobal, and Global Interconnects in Gigascale Integrated Systems , 2007, IEEE Transactions on Electron Devices.
[31] John J. Plombon,et al. High-frequency electrical properties of individual and bundled carbon nanotubes , 2007 .
[32] A. Kawabata,et al. Electrical Properties of Carbon Nanotube Via Interconnects Fabricated by Novel Damascene Process , 2007, 2007 IEEE International Interconnect Technology Conferencee.
[33] Hiroshi Kawarada,et al. Robustness of CNT Via Interconnect Fabricated by Low Temperature Process over a High-Density Current , 2008, 2008 International Interconnect Technology Conference.
[34] K. Banerjee,et al. Current Status and Future Perspectives of Carbon Nanotube Interconnects , 2008, 2008 8th IEEE Conference on Nanotechnology.
[35] Y. Massoud,et al. Predicting the Performance of Low-Loss On-Chip Inductors Realized Using Carbon Nanotube Bundles , 2008, IEEE Transactions on Electron Devices.
[36] K. Banerjee,et al. Circuit Modeling and Performance Analysis of Multi-Walled Carbon Nanotube Interconnects , 2008, IEEE Transactions on Electron Devices.
[37] K. Banerjee,et al. High-frequency effects in carbon nanotube interconnects and implications for on-chip inductor design , 2008, 2008 IEEE International Electron Devices Meeting.
[38] K. Banerjee,et al. On the Applicability of Single-Walled Carbon Nanotubes as VLSI Interconnects , 2009, IEEE Transactions on Nanotechnology.