An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage

A technique to rapidly correct for DAC errors in the multi-bit first stage of an 11-bit pipelined ADC is presented. Using a split-ADC approach the digital background scheme is validated with a proof-of-concept prototype fabricated in 1.8 V 0.18 mum CMOS, where the calibration scheme improves the INL of the ADC at fs=45 MS/s, from +6.1/-6.4 LSB to +1.1/-1 LSB after calibration. The SNDR/SFDR is improved from 46.9 dB/48.9 dB to 60.1 dB/70 dB after calibration. Calibration is achieved in ~104 clock cycles.

[1]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[2]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[3]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Bang-Sup Song,et al.  A 13-b Linear, 40-MS/s Pipelined ADC With Self-Configured Capacitor Matching , 2007, IEEE Journal of Solid-State Circuits.

[5]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[6]  Ian Galton.  Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[7]  Howard C. Luong,et al.  Power optimization for pipeline analog-to-digital converters , 1999 .

[8]  Dong-Young Chang,et al.  Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Gil-Cho Ahn,et al.  A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR , 2005, VLSIC 2005.

[10]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[11]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[12]  P.J. Hurst,et al.  A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[13]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[14]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[15]  Hung-Chih Liu,et al.  A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration , 2005 .

[16]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.