Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits

Reconfigurable field-effect transistors (RFETs) based on emerging nanotechnologies allow switching between p-type and n-type behavior at runtime upon applying different bias potentials. While prior works have focused on particular security schemes using RFETs, here we first revisit the underlying security promises, and further showcase specific circuit vulnerabilities which can lead to adversarial scenarios. More specifically, first, we explore how transistor-level reconfigurability can be leveraged for logic locking and split manufacturing in the pretext of RFET-based modeling of the ITC-99 benchmarks. We find that with only 30% reconfigurable logic gates, we can induce a 100% output error rate (OER) and 31% Hamming distance (HD) on split manufacturing schemes. Second, arguably more disruptive, we explore how the very reconfigurability can be exploited to induce either short-circuit currents or open-circuit configurations, essentially destroying the reliability as well as electrical or functional characteristics of the chip. We apply detailed circuit evaluation and fault modeling toward this end. The novelty and severity of such disruptive scenarios lie in the fact that they can be readily realized in an actual on-field RFET-based chip, either as an adversarial or a fail-safe measure.

[1]  Pierre-Emmanuel Gaillardon,et al.  Differential Power Analysis Mitigation Technique Using Three-Independent-Gate Field Effect Transistors , 2018, 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[2]  Akash Kumar,et al.  A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Jeyavijayan Rajendran,et al.  Keynote: A Disquisition on Logic Locking , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Christos A. Papachristou,et al.  Process reliability based trojans through NBTI and HCI effects , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.

[5]  T. Mikolajick,et al.  A wired-AND transistor: Polarity controllable FET with multiple inputs , 2018, 2018 76th Device Research Conference (DRC).

[6]  Krzysztof Domanski.  Latch-up in FinFET technologies , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[7]  Giovanni De Micheli,et al.  Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Ozgur Sinanoglu,et al.  Protect Your Chip Design Intellectual Property: An Overview , 2019, COINS.

[9]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[10]  Stefan Slesazeck,et al.  Material Prospects of Reconfigurable Transistor (RFETs) – From Silicon to Germanium Nanowires , 2014 .

[11]  Ozgur Sinanoglu,et al.  Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[13]  Meng Li,et al.  AppSAT: Approximately deobfuscating integrated circuits , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[14]  Pierre-Emmanuel Gaillardon,et al.  A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors , 2019, 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC).

[15]  Giovanni De Micheli,et al.  Emerging Technology-Based Design of Primitives for Hardware Security , 2016, JETC.

[16]  Ozgur Sinanoglu,et al.  Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Ozgur Sinanoglu,et al.  A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Michael T. Niemier,et al.  Using emerging technologies for hardware security beyond PUFs , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[19]  M. Tehranipoor,et al.  Hardware Trojans: Lessons Learned after One Decade of Research , 2016, TODE.

[20]  Giovanni V. Resta,et al.  Polarity control in WSe2 double-gate transistors , 2016, Scientific Reports.

[21]  Sally Adee,et al.  The Hunt For The Kill Switch , 2008, IEEE Spectrum.

[22]  Ozgur Sinanoglu,et al.  Concerted wire lifting: Enabling secure and cost-effective split manufacturing , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[23]  Jeyavijayan Rajendran,et al.  The cat and mouse in split manufacturing , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[24]  Thomas Mikolajick,et al.  Top-Down Technology for Reconfigurable Nanowire FETs With Symmetric On-Currents , 2017, IEEE Transactions on Nanotechnology.

[25]  Akash Kumar,et al.  Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[26]  Akash Kumar,et al.  Technology mapping flow for emerging reconfigurable silicon nanowire transistors , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Enrico Macii,et al.  Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Wei Wang,et al.  Reconfigurable multi-function logic based on graphene p-n junctions , 2010, Design Automation Conference.

[29]  Stefan Slesazeck,et al.  Reconfigurable silicon nanowire transistors. , 2012, Nano letters.

[30]  Ian A. Young,et al.  CMOS Scaling Trends and Beyond , 2017, IEEE Micro.

[31]  Narayanan Vijaykrishnan,et al.  Emerging Reconfigurable Nanotechnologies: Can they support Future Electronics? , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[32]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[33]  Giovanni De Micheli,et al.  The EPFL Combinational Benchmark Suite , 2015 .

[34]  Yier Jin,et al.  A Novel TIGFET-based DFF Design for Improved Resilience to Power Side-Channel Attacks , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[35]  Thomas Mikolajick,et al.  The RFET—a reconfigurable nanowire transistor and its application to novel electronic circuits and systems , 2017 .

[36]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[37]  Ozgur Sinanoglu,et al.  Raise Your Game for Split Manufacturing: Restoring the True Functionality Through BEOL , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[38]  Peide Ye,et al.  The last silicon transistor: Nanosheet devices could be the final evolutionary step for Moore's Law , 2019, IEEE Spectrum.

[39]  Stefan Slesazeck,et al.  Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors , 2015, IEEE Transactions on Nanotechnology.

[40]  Kazuhito Tsukagoshi,et al.  Electrostatically Reversible Polarity of Ambipolar α-MoTe2 Transistors. , 2015, ACS nano.

[41]  Shubham Rai,et al.  Exploiting Emerging Reconfigurable Technologies for Secure Devices , 2019, 2019 22nd Euromicro Conference on Digital System Design (DSD).

[42]  Akash Kumar,et al.  Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.