Low-power bit-serial Viterbi decoder for next generation wide-band CDMA systems

This paper presents a low-power bit-serial Viterbi decoder chip with the coding rate r=1/3 and the constraint length K=9 (256 states). This chip has been implemented using 0.5 /spl mu/m three-layer metal CMOS technology and is targeted for high speed convolutional decoding for next generation wireless applications such as wide-band CDMA mobile systems and wireless ATM LANs. The chip is expected to operate at 20 Mbps under 3.3 V and at 2 Mbps under 1.8 V. The add-compare-select (ACS) units have been designed using bit-serial arithmetic, which has made it feasible to execute 256 ACS operations in parallel. For trace-back operations, we have developed a novel power-efficient trace-back scheme and an application-specific memory, which was designed considering that 256 bits should be written simultaneously for write operations but only one bit needs to be accessed for read operations. We have estimated that the chip dissipates only 10 mW at 2 Mbps operation under 1.8 V.

[1]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[2]  Jr. G. Forney,et al.  The viterbi algorithm , 1973 .

[3]  R. E. Peile,et al.  Stanford Telecom VLSI design of a convolutional decoder , 1989, IEEE Military Communications Conference, 'Bridging the Gap. Interoperability, Survivability, Security'.

[4]  R. Hartley,et al.  Digit-Serial Computation , 1995 .

[5]  Jan M. Rabaey,et al.  A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  J. Hindering,et al.  CDMA Mobile Station Modem ASIC , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[7]  Jens Sparsø,et al.  An area-efficient topology for VLSI implementation of Viterbi decoders and other shuffle-exchange type structures , 1991 .

[8]  A. N. Willson,et al.  Low-power Viterbi decoder for CDMA mobile terminals , 1998 .

[9]  C. Rader.  Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..

[10]  K. Azadet,et al.  A low power 128-tap digital adaptive equalizer for broadband modems , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[11]  Robert Cypher,et al.  Generalized trace-back techniques for survivor memory management in the Viterbi algorithm , 1993, J. VLSI Signal Process..