The Ge condensation technique: A solution for planar SOI/GeOI co-integration for advanced CMOS technologies?
暂无分享,去创建一个
Yves Morand | Yves Campidelli | Sorin Cristoloveanu | Simon Deleonibus | Laurent Clavelier | Benjamin Vincent | P. Rivallin | C. Le Royer | Arnaud Pouydebasque | Daniel Bensahel | Michel Mermoux | Y. Campidelli | D. Bensahel | S. Deleonibus | S. Cristoloveanu | J. Damlencourt | P. Rivallin | A. Pouydebasque | B. Vincent | Y. Morand | L. Clavelier | D. Rouchon | M. Mermoux | C. L. Royer | T. Billon | D. Rouchon | J.-F. Damlencourt | T. Billon | N. Dechoux | Tuan Nguyen | N. Dechoux | Tuan Nguyen
[1] T. Tezuka,et al. Selectively-formed high mobility SiGe-on-Insulator pMOSFETs with Ge-rich strained surface channels using local condensation technique , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[2] S. Cristoloveanu,et al. SOI-GeOI hybrid substrates elaboration by Ge condensation: Process and electrical properties , 2008, 2008 IEEE International SOI Conference.
[3] H.-S.P. Wong,et al. Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate , 2004, IEEE Electron Device Letters.
[4] E. P. EerNisse,et al. Viscous flow of thermal SiO2 , 1977 .
[5] Shinichi Takagi,et al. Dislocation-free formation of relaxed SiGe-on-insulator layers , 2002 .
[6] Shinichi Takagi,et al. Fabrication of strained Si on an ultrathin SiGe-on-insulator virtual substrate with a high-Ge fraction , 2001 .
[7] Shinichi Takagi,et al. Device structures and carrier transport properties of advanced CMOS using high mobility channels , 2007 .
[8] Yves Morand,et al. High quality Germanium On Insulator wafers with excellent hole mobility , 2007 .
[9] Krishna C. Saraswat,et al. Germanium n-type shallow junction activation dependences , 2005 .
[10] Yves Morand,et al. Fabrication of SiGe-on-insulator substrates by a condensation technique: an experimental and modelling study , 2007 .
[11] T. Skotnicki,et al. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance , 2005, IEEE Circuits and Devices Magazine.
[12] Yves Morand,et al. Review of Some Critical Aspects of Ge and GeOI Substrates , 2006 .
[13] Shinichi Takagi,et al. A Novel Fabrication Technique of Ultrathin and Relaxed SiGe Buffer Layers with High Ge Fraction for Sub-100 nm Strained Silicon-on-Insulator MOSFETs , 2000 .
[14] Yves Morand,et al. Influence of Annealing Treatments on the Morphology and Electrical Properties of GeOI Substrates Obtained by Ge Condensation , 2007 .
[15] Zhitang Song,et al. Fabrication and mechanism of relaxed SiGe-on-insulator by modified Ge condensation , 2005 .
[16] J. Sturm,et al. High-germanium-content SiGe islands formed on compliant oxide by SiGe oxidation , 2004 .
[17] Shinichi Takagi,et al. Dislocation-free relaxed SiGe-on-insulator mesa structures fabricated by high-temperature oxidation , 2003 .
[18] J. Damlencourt,et al. Ge Enrichment Technique on SiGe/SOI Mesa Islands: a Localized GeOI Structures Fabrication Method , 2008, ECS Transactions.
[19] P. Rivallin,et al. Fabrication of SiGe-On-Insulator by Improved Ge Condensation Technique , 2006, 2006 International SiGe Technology and Device Meeting.
[20] J. Hui,et al. Selective oxidation technologies for high density MOS , 1981, IEEE Electron Device Letters.
[21] M. Ieong,et al. Aggressively scaled (0.143 /spl mu/m/sup 2/) 6T-SRAM cell for the 32 nm node and beyond , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[22] N. Sugiyama,et al. Strain analysis in ultrathin SiGe-on-insulator layers formed from strained Si-on-insulator substrates by Ge-condensation process , 2007 .
[23] C.W. Liu,et al. Electron mobility enhancement using ultrathin pure Ge on Si substrate , 2005, IEEE Electron Device Letters.
[24] Xin Wang,et al. Monte Carlo study of Germanium n- and pMOSFETs , 2005, IEEE Transactions on Electron Devices.
[25] Shinichi Takagi,et al. Characterization of 7-nm-thick strained Ge-on-insulator layer fabricated by Ge-condensation technique , 2003 .
[26] T. Tezuka,et al. High-mobility strained SiGe-on-insulator pMOSFETs with Ge-rich surface channels fabricated by local condensation technique , 2005, IEEE Electron Device Letters.
[27] J. Damlencourt,et al. Stacking fault generation during relaxation of silicon germanium on insulator layers obtained by the Ge condensation technique , 2007 .