Ultra low-power space computer leveraging embedded seu afitigation

[2]  J.W. Howard,et al.  Total dose and single event effects testing of the Intel pentium III (P3) and AMD K7 microprocessors , 2001, 2001 IEEE Radiation Effects Data Workshop. NSREC 2001. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.01TH8588).

[3]  R. Koga,et al.  SEU hardening of field programmable gate arrays (FPGAs) for space applications and device characterization , 1994 .

[4]  E. Fuller,et al.  RADIATION CHARACTERIZATION, AND SEU MITIGATION, OF THE VIRTEX FPGA FOR SPACE-BASED RECONFIGURABLE COMPUTING , 2000 .

[5]  A. H. Johnston,et al.  Single-event upset in commercial silicon-on-insulator PowerPC microprocessors , 2002, 2002 IEEE International SOI Conference.

[6]  Edward J. McCluskey,et al.  Fault-tolerant computing for radiation environments , 2001 .

[7]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[8]  R. Koga,et al.  Single event functional interrupt (SEFI) sensitivity in microcircuits , 1997, RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294).

[9]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  C. Carmichael,et al.  Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .