Ground bouncing noise reduction technique considering wake-up delay in MTCMOS circuits

Multi-Threshold CMOS (MTCMOS) is an effective technique for controlling leakage power with low delay overhead. However the large magnitude of ground bouncing noise induced by the sleep to active mode transition may cause signal integrity problem in MTCMOS circuits. We propose a methodology for reducing ground bouncing noise under the wake-up delay constraint. An improved two-stage parallel power gating structure that can suppress the ground bouncing noise through turn on sets of sleep transistors consecutively is proposed. The size of each sleep transistor is optimized by a novel sizing algorithm based on a simple discharging model. Simulation results show that the proposed techniques achieve at least 23% improvement in the product of the peak amplitude of ground bouncing noise and the wake-up time when compared with other existing techniques.

[1]  Siva G. Narendra,et al.  Leakage in Nanometer CMOS Technologies , 2010 .

[2]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[3]  T. Sakurai,et al.  A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[4]  Volkan Kursun,et al.  Ground bouncing noise suppression techniques for MTCMOS circuits , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[5]  D. Schmitt-Landsiedel,et al.  Activation Technique for Sleep-Transistor Circuits for Reduced Power Supply Noise , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Suhwan Kim,et al.  Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures , 2008, IEEE Transactions on Electron Devices.

[7]  Massoud Pedram,et al.  A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Kaijian Shi,et al.  Power-On Current Control In Sleep Transistor Implementations , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[9]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[10]  R. Harjani,et al.  Distributed Active Decoupling Capacitors for On-Chip Supply Noise Cancellation in Digital VLSI Circuits , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..