Analysis of One Step Majority Logic Decoders Constructed From Faulty Gates
暂无分享,去创建一个
Shashi Kiran Chilappagari | Bane V. Vasic | Milos Ivkovic | B. Vasic | M. Ivkovic | S. K. Chilappagari
[1] J. von Neumann,et al. Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .
[2] Peter Gg,et al. Lectures on Reliable Cellular Automata , 2022 .
[3] D. Spielman,et al. Expander codes , 1996 .
[4] Daniel A. Spielman,et al. Highly fault-tolerant parallel computation , 1996, Proceedings of 37th Conference on Foundations of Computer Science.
[5] Christoforos N. Hadjicostis,et al. Coding approaches to fault tolerance in linear dynamic systems , 2005, IEEE Transactions on Information Theory.
[6] John N. Tsitsiklis,et al. On a lower bound for the redundancy of reliable networks with noisy gates , 1991, IEEE Trans. Inf. Theory.
[7] Michael G. Taylor. Reliable information storage in memories designed from unreliable components , 1968 .
[8] Péter Gács,et al. Lower bounds for the complexity of reliable Boolean circuits with noisy gates , 1994, IEEE Trans. Inf. Theory.