Design of Low-Error Fixed-Width Modified Booth Multiplier

ISSN 2277-1956/V1N2-615-622 Design of Low-Error Fixed-Width Modified Booth Multiplier Amudha M, Sivasubramanian K, Post Graduate Scholar, Department of ECE, K. S. Rangasamy College of Technology, Tiruchengode, Namakkal District, Tamilnadu 637 215, India Assistant Professor, Department of ECE, K. S. Rangasamy College of Technology, Tiruchengode, Namakkal District, Tamilnadu 637 215, India Email: 1 amudha88ece@gmail.com

[1]  Zhu Hong,et al.  Notes on merging networks (Prelimiary Version) , 1982, STOC '82.

[2]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[3]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[4]  E. Swartzlander,et al.  Low power parallel multipliers , 1996, VLSI Signal Processing, IX.

[5]  Atsuki Inoue,et al.  A 4.1-ns Compact 54 54-b Multiplier Utilizing Sign-Select Booth Encoders , 1997 .

[6]  Vojin G. Oklobdzija,et al.  General data-path organization of a MAC unit for VLSI implementation of DSP processors , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[7]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[8]  Chein-Wei Jen,et al.  High-Speed Booth Encoded Parallel Multiplier Design , 2000, IEEE Trans. Computers.

[9]  F. Elguibaly,et al.  A fast parallel multiplier-accumulator using the modified Booth algorithm , 2000 .

[10]  Earl E. Swartzlander,et al.  Analysis of column compression multipliers , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[11]  Minkyu Song,et al.  Design of a high performance 32/spl times/32-bit multiplier with a novel sign select Booth encoder , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[12]  Thomas H. Cormen,et al.  Introduction to algorithms [2nd ed.] , 2001 .

[13]  Shyh-Jye Jou,et al.  Low-error reduced-width Booth multipliers for DSP applications , 2003 .

[14]  Keshab K. Parhi,et al.  Design of low-error fixed-width modified booth multiplier , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Chien-Nan Kuo,et al.  Low-power fixed-width array multipliers , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[16]  Chih-Chyau Yang,et al.  Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Chih-Wei Liu,et al.  Carry Estimation for Two's Complement Fixed-Width Multipliers , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[19]  Sy-Yen Kuo,et al.  Adaptive Low-Error Fixed-Width Booth Multipliers , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[20]  Xin-She Yang,et al.  Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.