Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method

In this paper, three generic RAM-based architectures are proposed to efficiently construct the corresponding two-dimensional architectures by use of the line-based method for any given hardware architecture of one-dimensional (1-D) wavelet filters, including conventional convolution-based and lifting-based architectures. An exhaustive analysis of two-dimensional architectures for discrete wavelet transform in the system view is also given. The first proposed architecture is for 1-level decomposition, which is presented by introducing the categories of internal line buffers, the strategy of optimizing the line buffer size, and the method of integrating any 1-D wavelet filter. The other two proposed architectures are for multi-level decomposition. One applies the recursive pyramid algorithm directly to the proposed 1-level architecture, and the other one combines the two previously proposed architectures to increase the hardware utilization. According to the comparison results, the proposed architecture outperforms previous architectures in the aspects of line buffer size, hardware cost, hardware utilization, and flexibility.

[1]  W. Sweldens The Lifting Scheme: A Custom - Design Construction of Biorthogonal Wavelets "Industrial Mathematics , 1996 .

[2]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[3]  Mohan Vishwanath The recursive pyramid algorithm for the discrete wavelet transform , 1994, IEEE Trans. Signal Process..

[4]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[5]  Constantinos E. Goutis,et al.  Evaluation of design alternatives for the 2-D-discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[6]  Chaitali Chakrabarti,et al.  Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..

[7]  Lionel Torres,et al.  A wavelet core for video processing , 2000, Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101).

[8]  Liang-Gee Chen,et al.  VLSI implementation of shape-adaptive discrete wavelet transform , 2002, IS&T/SPIE Electronic Imaging.

[9]  Antonio Ortega,et al.  Line-based, reduced memory, wavelet image compression , 2000, IEEE Trans. Image Process..

[10]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[11]  Magdy A. Bayoumi,et al.  Discrete Wavelet Transform: Architectures, Design and Performance Issues , 2003, J. VLSI Signal Process..

[12]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[13]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2004, IEEE Transactions on Signal Processing.

[14]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[15]  Liang-Gee Chen,et al.  Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method , 2002, Asia-Pacific Conference on Circuits and Systems.