A system LSI memory redundancy technique using an ie-flash (inverse-gate-electrode flash) programming circuit

A new memory redundancy technique using inverse-gate-electrode flash (ie-flash) memory cells has been developed. The ie-flash can be fabricated by the conventional logic CMOS process, so no additional processes are necessary in using it in system LSIs, and it can be programmed by logic testers. We enhanced the reliability of ie-flash by using some circuits, increasing reliability to endure practical use. This new redundancy technique was successfully implemented in the cache memories of a 32-b RISC microprocessor.

[1]  S. Takano,et al.  A 7 ns 1 Mb BiCMOS ECL SRAM with shift redundancy , 1991 .

[2]  Masashi Horiguchi,et al.  A flexible redundancy technique for high-density DRAMs , 1991 .

[3]  S. Shukuri,et al.  CMOS process compatible ie-Flash (inverse gate electrode Flash) technology for system-on-a-chip , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[4]  K. Ohsaki,et al.  A single poly EEPROM cell structure for use in standard CMOS processes , 1994 .

[5]  N. Kushiyama,et al.  A 1.6 GB/s DRAM with flexible mapping redundancy technique and additional refresh scheme , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).