Low-power voltage multiplier synthesis tool for preliminary topology identification

This paper introduces a synthesis tool designed for low-power voltage multipliers. Voltage multipliers are rectifiers employed to generate a constant output voltage, which exceeds the peak-to-peak amplitude voltage of the input signal. At low power levels the attained performance of conventional voltage multipliers is strictly related to the transistor threshold voltage in the multiplication chain, which, at low voltage levels (tens of mV), are operated primarily in the subthreshold region or in cutoff mode. To improve the power conversion efficiency of voltage multipliers at low power levels, this paper introduces a novel passive threshold compensation technique to enhance the transistor conductivity, providing a static bias voltage at the gate of the transistors. Furthermore, a CAD oriented synthesis tool for the presented threshold compensation technique is proposed. The synthesis tool gives a preliminary indication on the rectifier topology (number of stages and compensation order) given target environmental conditions, target output performance, and adopted components in the rectification chain. The core algorithm is based trial and error simulator for the simplified rectifier model, which is employed to speed up the computations pertaining the voltage multiplier synthesis.

[1]  H. Yoshida,et al.  A 950-MHz rectifier circuit for sensor network tags with 10-m distance , 2006, IEEE Journal of Solid-State Circuits.

[2]  K. Mayaram,et al.  Efficient Far-Field Radio Frequency Energy Harvesting for Passively Powered Sensor Networks , 2008, IEEE Journal of Solid-State Circuits.

[3]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[4]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[5]  Chenming Hu,et al.  Switch-induced error voltage on a switched capacitor , 1984 .

[6]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[7]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[9]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.

[10]  Kambiz Moez,et al.  Fully-integrated passive threshold-compensated PMOS rectifier for RF energy harvesting , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[11]  Hongchin Lin,et al.  Novel high positive and negative pumping circuits for low supply voltage , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[12]  R.W. Dutton,et al.  A charge-oriented model for MOS transistor capacitances , 1978, IEEE Journal of Solid-State Circuits.

[13]  Giuseppe Palmisano,et al.  A 90-nm CMOS Threshold-Compensated RF Energy Harvester , 2011, IEEE Journal of Solid-State Circuits.

[14]  Ezz El-Masry,et al.  A high efficiency 90-nm CMOSRF to DC rectifier , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[15]  Chi-Ying Tsui,et al.  Analysis and Design Strategy of UHF Micro-Power CMOS Rectifiers for Micro-Sensor and RFID Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  John F. Dickson,et al.  On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique , 1976 .

[17]  Emmanuel Bergeret,et al.  Optimization of integrated dickson voltage-multipliers for RF energy harvesting , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[18]  C. Enz,et al.  MOS transistor modeling for RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[19]  Christian Enz,et al.  An MOS transistor model for RF IC design valid in all regions of operation , 2002 .

[20]  Kjell Jeppson,et al.  Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay , 1994 .