A Low-Power DCO Using Interlaced Hysteresis Delay Cells

This brief presents a low-power small-area digitally controlled oscillator (DCO). The coarse-fine architecture with binary-weighted delay stages is applied for the delay range and resolution optimization. The coarse-tuning stage of the DCO uses the interlaced hysteresis delay cell, which is power and area efficient, as compared with conventional delay cells. The glitch protection synchronous circuit makes the DCO easily controllable without generating glitches. A demonstrative all-digital phase-locked loop using the DCO is fabricated in a 90-nm CMOS process with an active area of 0.0086 mm2. The measured output frequency range is 180-530 MHz at the supply of 1 V. The power consumption are 466 and 357 μW at 480- and 200-MHz output, respectively.

[1]  Chen-Yi Lee,et al.  A Sub-10-$\mu\hbox{W}$ Digitally Controlled Oscillator Based on Hysteresis Delay Cell Topologies for WBAN Applications , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Mike Shuo-Wei Chen,et al.  A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC , 2010, IEEE Journal of Solid-State Circuits.

[3]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2003 .

[4]  Wei Li,et al.  A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO , 2010, IEEE Journal of Solid-State Circuits.

[5]  Wei-Bin Yang,et al.  Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Ching-Che Chung,et al.  An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Shi-Yu Huang,et al.  A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Wei Wang,et al.  A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Kwang-Hee Choi,et al.  An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[12]  Robert B. Staszewski,et al.  State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Ching-Che Chung,et al.  A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[14]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.