Real-Time Scheduling with Hardware Data Structures

Two essential features of a real-time operating system (RTOS) are time management and task scheduling. Such features reduce software developers’ burden of designing, implementing, and validating generic system infrastructure, thus lowering costs and decreasing application time-to-market. However, there is a cost that is often paid as system overhead during the runtime. Hardware coprocessors that encapsulate RTOS services can reduce system overheads and increase the amount of CPU time available to applications. Prior work in scheduling coprocessors have moved scheduling and event processing of a RTOS into hardware. Our work returns the control logic of scheduling coprocessors back to software, and captures the data-centric logic as ahardware data structure. Separating the control and data aspects of scheduling coprocessors yields efficient yet flexible hardware support for real-time systems. We demonstrate the flexibility of the hardware data structure by implementing two classic periodic task schedulers, the rate monotonic (RM) and earliest deadline first (EDF) algorithms, and use the same structure for managing timers.

[1]  Lei Zong Nanoprocessors: Configurable Hardware Accelerators for Embedded Systems , 2003 .

[2]  A. Crespo,et al.  A hardware scheduler for complex real-time systems , 1999, ISIE '99. Proceedings of the IEEE International Symposium on Industrial Electronics (Cat. No.99TH8465).

[3]  Theodore P. Baker,et al.  A Comparison of Global and Partitioned EDF Schedulability Tests for Multiprocessors TR-051101 , 2005 .

[4]  Milo M. K. Martin,et al.  Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.

[5]  W. Eric Norum EPICS on the RTEMS real-time executive for multiprocessor systems , 2002 .

[6]  Mohamed Shalan,et al.  A Configurable Hardware Scheduler for Real-Time Systems , 2003, Engineering of Reconfigurable Systems and Algorithms.

[7]  Wayne P. Burleson,et al.  The spring scheduling coprocessor: a scheduling accelerator , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Kang G. Shin,et al.  Scalable hardware earliest-deadline-first scheduler for ATM switching networks , 1997, Proceedings Real-Time Systems Symposium.

[9]  Dirk Timmermann,et al.  Scheduling coprocessor for enhanced least-laxity-first scheduling in hard real-time systems , 1999, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99.

[10]  Kang G. Shin,et al.  Scalable hardware priority queue architectures for high-speed packet switches , 1997, Proceedings Third IEEE Real-Time Technology and Applications Symposium.