A simulation-based method for estimating defect-free I/sub DDQ/

This paper presents a switch-level simulation-based method for estimating quiescent current values. The simulator identifier transistors that are in the proper state to experience leakage mechanisms. This information is combined with data about both the size of these transistors and various process parameters in order to calculate the actual I/sub DDQ/ value. SPICE simulation results are also presented on a variety of circuits to both calibrate the simulator, and to demonstrate state, time and sequence dependencies of circuits.

[1]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[2]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[3]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  Antoni Ferré,et al.  I/sub DDQ/ characterization in submicron CMOS , 1997, Proceedings International Test Conference 1997.

[6]  S. M. Sze.  Physics of semiconductor devices /2nd edition/ , 1981 .

[7]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[8]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.