메모리 크기 감소를 위한 SIFT 하드웨어 구조

This paper proposes an SIFT hardware architecture, which possesses the reduced number of the internal line memories by using parallel Gaussian filter bank instead of cascade Gaussian filter bank.