Incremental verification and synthesis of discrete-event systems guided by counter examples

This article presents new approaches to system verification and synthesis based on subsystem verification and the novel combined use of counterexamples and heuristics to identify suitable subsystems incrementally. The scope of safety properties considered is limited to behavioral inclusion and controllability. The verification examples considered provide a comparison of the approaches presented with straightforward state exploration and an understanding of their applicability in an industrial context.

[1]  Christos G. Cassandras,et al.  Introduction to Discrete Event Systems , 1999, The Kluwer International Series on Discrete Event Dynamic Systems.

[2]  Robert K. Brayton,et al.  Sequential synthesis using S1S , 1995, ICCAD.

[3]  Knut Åkesson,et al.  Exploiting Modularity for Synthesis and Verification of Supervisors , 2002 .

[4]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[5]  B. A. Brandin,et al.  The supervisory control of the automated manufacturing system of the AIP , 1994, Proceedings of the Fourth International Conference on Computer Integrated Manufacturing and Automation Technology.

[6]  Robi Malik,et al.  A Case Study in Verification of UML Statecharts: the PROFIsafe Protocol , 2003, J. Univers. Comput. Sci..

[7]  Nicolas Halbwachs,et al.  Synchronous Observers and the Verification of Reactive Systems , 1993, AMAST.

[8]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[9]  W. M. Wonham,et al.  The control of discrete event systems , 1989 .

[10]  P. Ramadge,et al.  On the supermal controllable sublanguage of a given language , 1987 .

[11]  P. Ramadge,et al.  Modular Supervisory Control of Discrete Event Systems , 1988 .

[12]  Petra Malik,et al.  From supervisory control to nonblocking controllers for discrete event systems , 2003 .

[13]  R. Malik,et al.  Incremental system verification and synthesis of minimally restrictive behaviours , 2000, Proceedings of the 2000 American Control Conference. ACC (IEEE Cat. No.00CH36334).

[14]  Ryan J. Leduc,et al.  Hierarchical Interface-based Supervisory Control , 2003 .

[15]  P. Ramadge,et al.  On the supremal controllable sublanguage of a given language , 1984, The 23rd IEEE Conference on Decision and Control.

[16]  Richard Gerber,et al.  Compositional verification by model checking for counter-examples , 1996, ISSTA '96.

[17]  Robin Milner,et al.  Concurrent Processes and Their Syntax , 1979, JACM.