Automatic WCET Analysis of Real-Time Parallel Applications

Tomorrow’s real-time embedded systems will be built upon multicore architectures. This raises two challenges. First, shared resources should be arbitrated in such a way that the WCET of independent threads running concurrently can be computed: in this paper, we assume that time-predictable multicore architectures are available. The second challenge is to develop software that achieves a high level of performance without impairing timing predictability. We investigate parallel software based on the POSIX threads standard and we show how the WCET of a parallel program can be analysed. We report experimental results obtained for typical parallel programs with an extended version of the OTAWA toolset.

[1]  Björn Lisper,et al.  Towards WCET Analysis of Multicore Architectures Using UPPAAL , 2010, WCET.

[2]  Tulika Mitra,et al.  Exploring locking & partitioning for predictable shared caches on multi-cores , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[3]  Rolf Ernst,et al.  Bounding the shared resource load for the performance analysis of multiprocessor systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  Francisco J. Cazorla,et al.  Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability , 2010, IEEE Micro.

[5]  Francisco J. Cazorla,et al.  Hardware support for WCET analysis of hard real-time multicore systems , 2009, ISCA '09.

[6]  Björn Andersson,et al.  Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems , 2010, SIGBED.

[7]  Petru Eles,et al.  Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip , 2007, RTSS.

[8]  Yun Liang,et al.  Timing analysis of concurrent programs running on shared cache multi-cores , 2009, 2009 30th IEEE Real-Time Systems Symposium.

[9]  Pascal Sainrat,et al.  OTAWA: An Open Toolbox for Adaptive WCET Analysis , 2010, SEUS.

[10]  Sharad Malik,et al.  Performance analysis of embedded software using implicit path enumeration , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Guillem Bernat,et al.  Large drilling machine control code — Parallelisation and WCET speedup , 2011, 2011 6th IEEE International Symposium on Industrial and Embedded Systems.

[12]  Pascal Sainrat,et al.  WCET Analysis of a Parallel 3D Multigrid Solver Executed on the MERASA Multi-Core , 2010, WCET.

[13]  R. Wilhelm,et al.  Predictability Considerations in the Design of Multi-Core Embedded Systems ∗ , 2010 .

[14]  Jean-François Nezan,et al.  Scalable compile-time scheduler for multi-core architectures , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[15]  Damien Hardy,et al.  Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches , 2009, 2009 30th IEEE Real-Time Systems Symposium.

[16]  Christine Rochange,et al.  The Split-Phase Synchronisation Technique: Reducing the Pessimism in the WCET Analysis of Parallelised Hard Real-Time Programs , 2012, 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[17]  Jan Gustafsson,et al.  Toward Static Timing Analysis of Parallel Software , 2012, WCET 2012.

[18]  Kees G. W. Goossens,et al.  Predator: A predictable SDRAM memory controller , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[19]  Sascha Uhrig,et al.  RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-core Processor , 2010, 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing.

[20]  Wang Yi,et al.  Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software , 2010, 2010 31st IEEE Real-Time Systems Symposium.

[21]  Björn Lisper.  Towards Parallel Programming Models for Predictability , 2012, WCET.

[22]  Peter Marwedel,et al.  Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds , 2011, 2011 23rd Euromicro Conference on Real-Time Systems.

[23]  Francisco J. Cazorla,et al.  An Analyzable Memory Controller for Hard Real-Time CMPs , 2009, IEEE Embedded Systems Letters.