论文信息 - Enhanced split-architecture delta-sigma ADC

Enhanced split-architecture delta-sigma ADC

A split delta-sigma ADC topology is proposed, which provides enhanced noise shaping by cross-coupling the quantization errors of the two halves of the structure. Unlike the multi-stage noise shaping (MASH) architecture, the new structure is insensitive to mismatch errors, and it does not reduce the stability of the loops. Simulations confirm the effectiveness of the proposed scheme.

Gabor C. Temes | Kyehyung Lee

[1] Un-Ku Moon,et al. A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR , 2005, IEEE Journal of Solid-State Circuits.

[2] G.C. Temes,et al. Dual-path delta-sigma modulators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[3] Un-Ku Moon,et al. "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[4] G. Temes,et al. Wideband low-distortion delta-sigma ADC topology , 2001 .

[5] 藤森一郎. High resolution CMOS analog-to-digital and digital-to-analog converters using delta-sigma modulation , 2003 .