论文信息 - A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability

A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability

This paper reports a two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability. With a unique structure connecting the source terminal of an NMOS device in the SRAM cell to the write word line, this SRAM cell can be used to provide SBLSRWA capability for 1V two-port VLSI SRAM as verified by SPICE results.

J.B. Kuo | B. Wang

[1] M. Ukita,et al. A single-bit-line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM's , 1993 .

[2] Bruce A. Wooley,et al. A 4-ns 4K*1-bit two-port BiCMOS SRAM , 1988 .