Integrating Extensive Functional Verification Into Digital Design Education
暂无分享,去创建一个
[1] Sikun Li,et al. Experiences Teaching Functional Verification Techniques with Practical Designs , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[2] John A. Nestor. Teaching computer organization with HDLs: an incremental approach , 2005, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05).
[3] R. Felder,et al. Understanding Student Differences , 2005 .
[4] Zvonko G. Vranesic,et al. Fundamentals of Digital Logic with Verilog Design , 1999 .
[5] E. Axelsson,et al. Teaching hardware description and verification , 2005, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05).
[6] Janick Bergeron. What is Verification , 2006 .
[7] Baris Taskin,et al. Design-for-Debug: A Vital Aspect in Education , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[8] Michael S. Hsiao,et al. Integrating Validation and Verification in the Digital Design Curriculum , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[9] Füsun Özgüner,et al. Teaching future verification engineers: the forgotten side of logic design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[10] Juan F. Sevillano,et al. A Course to Train Digital Hardware Designers for Industry , 2007, IEEE Transactions on Education.