Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias
暂无分享,去创建一个
Qing Wang | Yiyu Shi | Wenjian Yu | Chao Zhang | Chao Zhang | Wenjian Yu | Qing Wang | Yiyu Shi
[1] Jacob K. White,et al. FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] R. B. Iverson,et al. A stochastic algorithm for high speed capacitance extraction in integrated circuits , 1992 .
[3] M. Mascagni,et al. The simulation-tabulation method for classical diffusion Monte Carlo , 2001 .
[4] Weiping Shi,et al. A fast hierarchical algorithm for three-dimensional capacitanceextraction , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004, IEEE Transactions on Microwave Theory and Techniques.
[6] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004 .
[7] E. Friedman,et al. Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.
[8] W. Dehaene,et al. Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.
[9] Sung Kyu Lim,et al. Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[10] S. Mukhopadhyay,et al. Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[11] Sung Kyu Lim,et al. High-density integration of functional modules using monolithic 3D-IC technology , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).
[12] Chenyun Pan,et al. System-level analysis for 3D interconnection networks , 2013, 2013 IEEE International Interconnect Technology Conference - IITC.
[13] Zhi Liu,et al. RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Wenjian Yu,et al. Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Rajiv V. Joshi,et al. 3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Sung Kyu Lim,et al. Power benefit study for ultra-high density transistor-level monolithic 3D ICs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).