Despite many attempts to generate hardware implementations automatically from functional specifications, the literature does not record any commercial success. Previous efforts have dealt primarily with technology-independent primitives and have emphasized circuit minimization. However, larger scales of integration have made other design requirements and technology restrictions as important as circuit count, and have increased the cost of making an engineering change. Thus it is becoming increasingly important to insure that initial chip designs are correct. This paper outlines an investigation into the feasibility of logic synthesis in this new context. A system is described which will produce a naive implementation automatically from a functional specification, and then will interact with the designer, allowing him to evaluate it with respect to these many factors, and to improve it incrementally by applying local transformations until it is acceptable for manufacture. The use of simple local transformations will insure correct implementations, will isolate technology-specific data, and will allow the total process to be applied to larger VLSI designs. This approach has been tested on the design of a single chip with encouraging results. A prototype synthesis system is now being used to perform further experiments.
[1]
John A. Darringer.
The description, simulation, and automatic implementation of digital computer processors
,
1969
.
[2]
Yaohan Chu,et al.
An ALGOL-like computer design language
,
1965,
CACM.
[3]
Donald Leo Dietmeyer,et al.
Logic design of digital systems
,
1971
.
[4]
Kozo Kinoshita,et al.
LORES - Logic Reorganization System
,
1978,
15th Design Automation Conference.
[5]
Daniel P. Siewiorek,et al.
Automated exploration of the design space for register transfer (RT) systems
,
1973,
ISCA '73.
[6]
Daniel P. Siewiorek,et al.
The CMU RT-CAD system: an innovative approach to computer aided design
,
1976,
AFIPS '76.
[7]
Donald L. Dietmeyer,et al.
Translation of a DDL Digital System Specification to Boolean Equations
,
1969,
IEEE Transactions on Computers.
[8]
Alice C. Parker,et al.
Register-Transfer Level Digital Design Automation: The Allocation Process
,
1978,
15th Design Automation Conference.
[9]
Theodore D. Friedman,et al.
Quality of designs from an automatic logic generator (ALERT)
,
1970,
DAC '70.
[10]
Theodore D. Friedman,et al.
Methods Used in an Automatic Logic Design Generator (ALERT)
,
1969,
IEEE Transactions on Computers.