A concurrent low-area dual band 0.9/2.4 GHz LNA in 0.13µm RF CMOS technology for multi-band wireless receiver

This article presents the design of a low area novel concurrent dual-band LNA operating in the GSM 0.9GHz/BLUETOOTH 2.4GHz communication standards. The concurrent LNA is designed and simulated in CADENCE using 130nm UMC technology. A conventional source degeneration inductor is eliminated for higher signal gain while providing reasonable input impedance. Also by adding a capacitor between the gate and the source of the input transistor, a noise source from the gate resistance is partly suppressed. The output matching network is constructed of shunt peaking. It's easy to achieve matching and reduced chip size. The current design is especially suitable for use in multi-standard wireless receiver frontends as it saves die area and reduces power consumption by replacing parallel LNAs for each channel frequency. Simulation results indicate a Noise Figure below 2dB and S21 above 14 dB in all frequency bands and also input and output return loss are below −10 dB for all desired frequency band while drawing 10mA current from a 1.2V power supply.

[1]  A. Fakhfakh,et al.  Dual band CMOS LNA design with current reuse topology , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[2]  H. Hashemi,et al.  Concurrent dual-band CMOS low noise amplifiers and receiver architectures , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[3]  Hossein Hashemi,et al.  Concurrent multiband low-noise amplifiers-theory, design, and applications , 2002 .

[4]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[5]  E. Rosenbaum,et al.  An ESD-protected, 2.45/5.25-GHz dual-band CMOS LNA with series LC loads and a 0.5-V supply , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[6]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .

[7]  Huey-Ru Chuang,et al.  A fully-integrated 2.4/5.7 GHz concurrent dual-band 0.18 mu m CMOS LNA for an 802.11 WLAN direct conversion receiver , 2004 .

[8]  C. Patrick Yue,et al.  Design strategy of on-chip inductors for highly integrated RF systems , 1999, DAC '99.