Test vehicle for a wafer-scale field programmable gate array

A test vehicle for a wafer scale FPGA has been developed. A symmetrical RAM-programmable FPGA, lookup table based logic block and segmented channel routing are used. In this paper, we emphasize on the practical problems inherent to wafer scale FPGAs: redundancy, power shorts, clock distribution, cell and bus testing. The laser-link process is used to interconnect working cells and form a defect free array of FPGA cells. The defect avoidance algorithm is designed to minimize the delay between working cells, an important parameter for FPGA users.

[1]  R. M. Lea.  A 3-D WASP module for real-time signal and data processing , 1992, [1992] Proceedings International Conference on Wafer Scale Integration.

[2]  C. H. Stapper.  BLOCK ALIGNMENT: A METHOD FOR INCREASING THE YIELD OF MEMORY CHIPS THAT ARE PARTIALLY GOOD , 1989 .

[3]  Glenn H. Chapman,et al.  Chapter 2 - Laser Beam Processing and Wafer-Scale Integration , 1989 .

[4]  W. Steen.  Laser Material Processing , 1991 .

[5]  David E. van den Bout,et al.  AnyBoard: an FPGA-based, reconfigurable system , 1992, IEEE Design & Test of Computers.

[6]  C. H. Stapper,et al.  Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..

[7]  M. J. Wilson,et al.  Lasers, principles and applications , 1987 .

[8]  Yvon Savaria,et al.  An architectural approach for increasing clock frequency and communication speed in monolithic-WSI systems , 1994 .

[9]  D. C. Keezer,et al.  Clock distribution strategies for WSI: a critical survey , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[10]  Stuart K. Tewksbury,et al.  Wafer-level integrated systems : implementation issues , 1989 .

[11]  S.H.K. Embabi,et al.  Clock synchronization for WSI systems , 1994, Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI).

[12]  Glenn H. Chapman,et al.  Test vehicle for a wafer-scale thermal pixel scene simulator , 1994 .

[13]  Glenn H. Chapman,et al.  A wafer scale visual-to-thermal converter , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[14]  L. E. LaForge,et al.  What designers of wafer scale systems should know about local sparing , 1994, Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI).

[15]  M. A. Bayoumi,et al.  A generalized Poisson based model for defect spatial distribution in WSI , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[16]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[17]  Jonathan Rose,et al.  Optimization of field-programmable gate array logic block architecture for speed , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[18]  V. I. Belyĭ.  Silicon nitride in electronics , 1988 .

[19]  A. El Gamal,et al.  FPGA performance versus cell granularity , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[20]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[21]  Mariagiovanna Sami,et al.  Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .

[22]  Glenn H. Chapman,et al.  Laser Restructurable Technology and Design , 1989 .

[23]  Mariagiovanna Sami,et al.  Reconfiguration of VLSI arrays: a technique for increased flexibility and reliability , 1985 .

[24]  Charles H. Stapper.  Yield Model for Fault Clusters Within Integrated Circuits , 1984, IBM J. Res. Dev..