Circuit design of reconfigurable dynamic logic based on double gate cntfets focusing on number of states of back gate voltages

In this paper circuit design of reconfigurable dynamic logic based on double gate CNTFETs focusing on number of states of back gate voltages has been newly described. 16 function 9-10T DRDLC for two Boolean inputs with two states (+V, -V) of back gate voltages has been newly proposed. Using this 9-10T DRDLC the conventional 7T DRDLC with three states (+V, 0, -V) of back bate voltages is successfully derived. Furthermore, using four states (+2V, +V, 0, -V) of back gate voltages 6T DRDLC can be realized. These DRDLC with small number of DG-CNTFETs is promising candidates for realizing future high performance reconfigurable LSI.

[1]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[2]  Watanabe Shigeyoshi,et al.  Circuit design of reconfigurable logic based on MOS double gate/Carbon Nano Tube transistor , 2010 .

[3]  Shigeyoshi Watanabe,et al.  Reduced Reconfigurable Logic Circuit Design Based on Double Gate CNTFETs Using Ambipolar Binary Decision Diagram , 2013, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Shigeyoshi Watanabe,et al.  Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs , 2013, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  Shigeyoshi Watanabe,et al.  Reconfigurable Circuit Design Based on Arithmetic Logic Unit Using Double-Gate CNTFETs , 2014, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[6]  Frédéric Gaffiot,et al.  CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Fabien Clermidy,et al.  Reducing transistor count in clocked standard cells with ambipolar double-gate FETs , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[8]  I. Hassoune,et al.  Double-gate MOSFET based reconfigurable cells , 2007 .

[9]  Jan M. Rabaey.  Digital Integrated Circuits: A Design Perspective By Jan M. Rabaey , 2003 .

[10]  Shigeyoshi Watanabe,et al.  An universal logic-circuit with flip flop circuit based on DG-CNTFET , 2013, 2013 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM).

[11]  Watanabe Shigeyoshi,et al.  Study of pattern area and reconfigurable logic circuit with DG/CNT transistor , 2012 .

[12]  Ian O'Connor,et al.  Ambipolar double-gate FET binary-decision- diagram (Am-BDD) for reconfigurable logic cells , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.