Efficient circuit configurations for algorithmic analog to digital converters
暂无分享,去创建一个
[1] W. Black,et al. An algorithmic analog-to-digital converter , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] H. Onodera,et al. A cyclic A/D converter that does not require ratio-matched components , 1987, 1987 Symposium on VLSI Circuits.
[3] P.G.A. Jespers,et al. A 1.5 Ms/s 8-Bit Pipelined RSD A/D Converter , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[4] M. Degrauwe,et al. A Micropower CMOS-Instrumentation Amplifier , 1985, IEEE Journal of Solid-State Circuits.
[5] K. Lee. Low-destortion switched-capacitor filter design techniques , 1985 .
[6] Alberto L. Sangiovanni-Vincentelli,et al. CADICS-cyclic analog-to-digital converter synthesis , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[7] Paul R. Gray,et al. A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral , 1987 .
[8] P. R. Gray,et al. Reference refreshing cyclic analog-to-digital and digital-to-analog converters , 1986 .
[9] R. Castello,et al. A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.
[10] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .
[11] Paul R. Gray,et al. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .
[12] P.G.A. Jespers,et al. A CMOS 13-b cyclic RSD A/D converter , 1992, IEEE Journal of Solid-State Circuits.
[13] S.H. Lewis,et al. A pipelined 9-stage video-rate analog-to-digital converter , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.