RLC parasitic extraction and circuit model optimization for Cu/SiO/sub 2/-90 nm inductance structures

An efficient interconnects modeling and optimization methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Cu/SiO/sub 2/ 90 nm process test chip.