Throughput of a firewall unit on FPGAs developed by the RTL design methodology

The transmission speed of mobile communication systems for mobile and IoT (Internet of things) devices is getting faster. Advanced, high-speed and low-power processing on network packets are needed in these devices. To realize these performances in the devices, the authors have proposed FPGAs (field-programmable gate arrays) which are developed by the RTL (register-transfer level) design methodology. As an application of the FPGAs for mobile communication systems, a firewall unit has been developed. However, the function of the firewall unit is only packet filtering. A function for deleting a packet passing through an unauthorized port has not been realized. In this paper, the authors design the firewall unit with the function of deleting the packet. The throughputs of the firewall unit are shown. Thus, it is clarified that high throughput can be accommodated.

[1]  Tomoaki Sato,et al.  Performance estimates of an embedded CPU for high-speed packet processing , 2014, 2014 11th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON).

[2]  Csaba Andras Moritz,et al.  Architecting for Causal Intelligence at Nanoscale , 2015, Computer.

[3]  Tomoaki Sato,et al.  An FPGA Architecture for ASIC-FPGA Co-design to Streamline Processing of IDSs , 2016, 2016 International Conference on Collaboration Technologies and Systems (CTS).

[4]  Naveen Mysore Balasubramanya,et al.  Low SNR Uplink CFO Estimation for Energy Efficient IoT Using LTE , 2016, IEEE Access.

[5]  Tomoaki Sato,et al.  RCA on FPGAs designed by the RTL design methodology and wave-pipelined operation , 2016, 2016 13th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON).