Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm
暂无分享,去创建一个
[1] Hanan Samet,et al. Applications of spatial data structures , 1989 .
[2] Wenjian Yu,et al. Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors , 2013, Simul. Model. Pract. Theory.
[3] Madhav P. Desai,et al. Variance reduction in Monte Carlo capacitance extraction , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[4] Jacob K. White,et al. FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Wenjian Yu,et al. Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004, IEEE Transactions on Microwave Theory and Techniques.
[6] R. B. Iverson,et al. A stochastic algorithm for high speed capacitance extraction in integrated circuits , 1992 .
[7] Luca Daniel,et al. A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[8] Mattan Kamon,et al. High-Accuracy Parasitic Extraction , 2016 .
[9] Zhi Liu,et al. RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] William H. Press,et al. Numerical Recipes in C, 2nd Edition , 1992 .